Power Analysis of a Software DES Encryption Routine

July 27, 2017 Circuit Cellar Staff

This article continues the foray into breaking software security routines, now targeting a software implementation of DES. This builds on a previous example of breaking a hardware AES example. By Colin O’Flynn In the previous column, I broke a simple … Continue reading

Previous Article
PC/104-Plus SBC Features On-Board TPM Security
PC/104-Plus SBC Features On-Board TPM Security

Versalogic is now shipping the “Liger”-a new high-performance PC/104-Plus single board computer (SBC). Base...

Next Article
How-To Guide for Timing Analysis
How-To Guide for Timing Analysis

Although many young engineers have been taught excellent circuit design techniques, most haven’t been schoo...